{"@context":["https://w3id.org/fdo/context/v1",{"schema":"https://schema.org/","prov":"http://www.w3.org/ns/prov#","fdo":"https://w3id.org/fdo/vocabulary/"}],"@id":"https://fdo.portal.mardi4nfdi.de/fdo/Q802889","@type":"DigitalObject","kernel":{"@id":"https://fdo.portal.mardi4nfdi.de/fdo/Q802889","digitalObjectType":"https://schema.org/ScholarlyArticle","primaryIdentifier":"mardi:Q802889","kernelVersion":"v1","immutable":true,"modified":"2026-01-07T07:55:48Z"},"profile":{"@context":"https://schema.org","@type":"ScholarlyArticle","@id":"https://portal.mardi4nfdi.de/entity/Q802889","name":"On area-efficient drawings of rectangular duals for VLSI floor-plan","headline":"On area-efficient drawings of rectangular duals for VLSI floor-plan","description":"scientific article; zbMATH DE number 4199651","url":"https://portal.mardi4nfdi.de/entity/Q802889","datePublished":"1991-00-00","author":[{"@id":"https://portal.mardi4nfdi.de/entity/Q802885"},{"@id":"https://portal.mardi4nfdi.de/entity/Q802886"},{"@id":"https://portal.mardi4nfdi.de/entity/Q802887"},{"@id":"https://portal.mardi4nfdi.de/entity/Q802888"}],"publisher":[{"@id":"https://portal.mardi4nfdi.de/entity/Q163006"}],"identifier":{"@type":"PropertyValue","propertyID":"doi","value":"10.1007/BF01582878","url":"https://doi.org/10.1007/BF01582878"},"sameAs":["https://doi.org/10.1007/BF01582878"],"citation":[{"@id":"https://portal.mardi4nfdi.de/entity/Q3883524"},{"@id":"https://portal.mardi4nfdi.de/entity/Q3813827"},{"@id":"https://portal.mardi4nfdi.de/entity/Q3334981"},{"@id":"https://portal.mardi4nfdi.de/entity/Q3792637"}]},"provenance":{"prov:generatedAtTime":"2026-01-07T07:55:48Z","prov:wasAttributedTo":"MaRDI Knowledge Graph"}}