{"@context":["https://w3id.org/fdo/context/v1",{"schema":"https://schema.org/","prov":"http://www.w3.org/ns/prov#","fdo":"https://w3id.org/fdo/vocabulary/"}],"@id":"https://fdo.portal.mardi4nfdi.de/fdo/Q2434553","@type":"DigitalObject","kernel":{"@id":"https://fdo.portal.mardi4nfdi.de/fdo/Q2434553","digitalObjectType":"https://schema.org/ScholarlyArticle","primaryIdentifier":"mardi:Q2434553","kernelVersion":"v1","immutable":true,"modified":"2026-01-20T13:22:08Z"},"profile":{"@context":"https://schema.org","@type":"ScholarlyArticle","@id":"https://portal.mardi4nfdi.de/entity/Q2434553","name":"An FFT performance model for optimizing general-purpose processor architecture","headline":"An FFT performance model for optimizing general-purpose processor architecture","description":"scientific article; zbMATH DE number 6255876","url":"https://portal.mardi4nfdi.de/entity/Q2434553","datePublished":"2014-02-06","author":[{"@id":"https://portal.mardi4nfdi.de/entity/Q218269"},{"@id":"https://portal.mardi4nfdi.de/entity/Q2054385"},{"@id":"https://portal.mardi4nfdi.de/entity/Q2434551"},{"@id":"https://portal.mardi4nfdi.de/entity/Q2140209"},{"@id":"https://portal.mardi4nfdi.de/entity/Q2434552"}],"publisher":[{"@id":"https://portal.mardi4nfdi.de/entity/Q182337"}],"identifier":{"@type":"PropertyValue","propertyID":"doi","value":"10.1007/S11390-011-0186-Z","url":"https://doi.org/10.1007/S11390-011-0186-Z"},"sameAs":["https://doi.org/10.1007/S11390-011-0186-Z"],"citation":[{"@id":"https://portal.mardi4nfdi.de/entity/Q4721618"},{"@id":"https://portal.mardi4nfdi.de/entity/Q4656014"},{"@id":"https://portal.mardi4nfdi.de/entity/Q5332499"}]},"provenance":{"prov:generatedAtTime":"2026-01-20T13:22:08Z","prov:wasAttributedTo":"MaRDI Knowledge Graph"}}